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I. INTRODUCTION
T HE traditional paradigm of optimizing a chip for the worst case delay can lead to significant inefficiencies. This has led to the investigation of circuits that are optimized for better-than-worst case, rather than the worst case, computations of a circuit. Better-than-worst case computations occur frequently and incur less than the worst case delay. Recent efforts have targeted an associated computation model under the synchronous paradigm [1] - [10] . Two classes of techniques are proposed: telescopic or variable latency units (VLUs) [1] - [6] , and error detection-correction units [8] - [10] .
Although the methods of VLU design [1] , [4] must contend with the increasing process, voltage, and temperature variations associated with shrinking feature sizes, such issues are not addressed till now. We focus on the process variationaware design of such VLUs.
A. VLUs
Unlike conventional circuits that complete operations within one clock cycle, VLUs [1] , [4] allow the computation of the circuit to be completed in a variable, integer, number of clock cycles. By allowing high-probability operations to complete in a single cycle, but allowing rarer events to use multiple (typically two) cycles, the average cycle time may be shorter than that of the conventional implementation, implying that the circuit throughput for a VLU may be significantly larger. The idea can be illustrated through the example of a 6-bit ripple carry adder (RCA) shown in Fig. 1 [5] . With unit gate delays, the conventional single-cycle fixed-latency circuit has a cycle time, T clk = 13 units, equal to the delay of its longest path, corresponding to a throughput, η 1 = 1/13. The VLU implementation of this adder operates at a reduced cycle time, T clk < 13. For T clk = 9, assuming that all primary input (PIs) signals are mutually independent and have signal probabilities of 50%, 18.75% of the input patterns violate T clk , and the VLU allows these to complete execution in two cycles. Under the 50% assumption above, as each pattern is equiprobable, the average VLU delay is 0.8125 × 9 + 0.1875 × 18 = 10.69 units, and the throughput η 2 = 1/10.69 is 21.6% better.
VLUs require dedicated circuitry for identifying the input patterns that require two cycles for completion, to prompt each output flip-flop to hold its current value at the next clock transition (rather than clocking in a new value). This is referred to as hold logic and its output is called the hold signal. For a circuit with N g gates, hold logic can be generated using a block-based algorithm with O(N g ) complexity [1] , [4] .
The hold logic for the RCA is small. For general circuits, this area overhead is small compared with the circuits area [1] , [4] , [5] . Such approaches can be applied to arithmetic units with little overhead in the overall chip area, as these units form a small fraction of the chip area, which is dominated by caches and other units. Further, although a RCA is a simplistic implementation of an adder circuit that is seldom used in practice, it is useful for illustrating this concept. In Section VII, we demonstrate that the use of VLUs can provide significant improvements in the design of other logic circuits too. This was consistent with observations in [1] , [4] , and [5] .
In general, the throughput η of a VLU can be evaluated as follows: (1) where P hold is the hold logic activation probability. 
B. Variation-Aware VLUs
Process variations refer to the variations in the values of CMOS device parameters, such as the transistor width (W ), effective channel length (L eff ), and oxide thicknesses (t ox ) [11] , that occur during the process of fabrication. Because of process variation, performance-related metrics, such as the delay, slew, and power in circuits and architectures are severely affected. While the error detection-correction units employ techniques for variation tolerance [9] , [10] , and VLUs are designed to compensate for aging [2] , [5] , none of the above research works investigate the process variations in VLUs.
VLUs are characterized by the property that the hold logic is highly dependent on distribution of delay among the various paths in the circuit. If the choice of one-cycle and two-cycle paths in a VLU is based on nominal delay estimates from the presilicon stage, it is quite possible that process variations during the fabrication can change this distribution and hence affect the functional correctness of VLUs. This can be overcome by using pessimistic delay estimates; however, due to pessimism, there may be many paths that are identified as twocycle paths that can operate in one cycle in a manufactured part. Therefore, such manufactured parts are unable to achieve the best possible throughput.
In this paper, we propose a combined presilicon-postsilicon solution for constructing variation-aware variable latency designs, for ensuring near-maximal throughputs. At the presilicon stage, we employ a novel clustering scheme to capture paths that are likely to be simultaneously critical, due to similarities arising from structural and spatial correlations. This scheme is based on an initial node clustering scheme, followed by path clustering, based on a simple yet effective metric for measuring the closeness of path delays. We build hold logic for each such cluster. At the postsilicon stage, we use a set of ring oscillator (ROs)-based sensors to determine which clusters are critical: the hold logics for these clusters are activated, and the others are power-gated, implying low power overhead. We show that our clustering scheme provides large improvements over a conventional approach, which would pessimistically mark any potentially critical path as a twocycle path, even if it operates faster in a manufactured part, with low area and power overhead. We refer to our scheme as variation-aware hold logic (VAHL), and show that it maintains the functional correctness as well as high throughput by being tailored to individual manufactured parts.
The rest of this paper is organized as follows. Section II first presents some background on statistical timing and postsilicon delay estimation. We then introduce our approach of variationaware VLUs in Section III. We overview our novel hold logic scheme in Section IV, and then present our approaches for node and path clustering in Sections V and VI. Finally, we present our results and conclusions in Sections VII and VIII.
II. BACKGROUND

A. Statistical Timing Analysis
The timing analysis engine used in this paper is based on standard block-based statistical static timing analysis (SSTA), the formulation and algorithms for which were described in [12] . Variations in process parameters are modeled as Gaussian distributions, resulting in delay quantities also being Gaussian. SSTA accounts for the spatial correlations of parameters for delay calculations. For devices and wires that are spatially closely located, the electrical parameters will also tend to vary in a more similar manner, resulting in their delays experiencing similar shifts in different manufactured dies. Block-based SSTA is based on a principal components decomposition of the underlying variational parameters, performed once for a process, and a topological SSTA traversal, performed for each design, where the delay is propagated in the following canonical form:
Here, d is the delay of interest, with a mean of d 0 , p 1 through p n are a set of principal components, p n+1 is a lumped variable that represents the independent component, and k 1 through k n+1 are the corresponding coefficients. The unit operations during the topological traversal are the sum and max operations; further details are available in [12] . In this paper, it is implicit that all delays are computed statistically. (2) . For simplicity, we assume that flip-flop setup times are zero; nonzero setup times can be easily incorporated.
We define criticality in terms of the ability to violate the timing constraint, i.e., a path is critical if its delay exceeds T clk , the clock constraint. In the presence of variations, a path may be critical in some chips and noncritical in others. As a practical measure, we define potentially critical paths as those for which the μ + 3σ value of the presilicon statistical path delay exceeds T clk , where μ is the mean value of the delay, and σ is its standard deviation. Under Gaussian delay approximations, this 3σ condition implies path noncriticality in 99.73% of the manufactured dies, which practically means that the path will never be critical in a manufactured part. Note that this assumption is especially reasonable since real path delay distributions are truncated Gaussians (e.g., delays cannot be negative, although a full Gaussian allows for this possibility). Under this definition, a gate G is potentially critical if the μ − 3σ value of ST[G] is less than 0.
B. Postsilicon Delay Estimation
To determine the precise value for circuit delay in a particular die, we adopt a methodology seated between SSTA and full-chip testing [13] , which uses measurements from a small number of on-chip ROs as sensors, located in different parts of the die. The essential idea is that due to spatial correlations, delay shifts in a surrogate sensor (ROs) can be used to predict delay shifts in any on-chip logic.
In this methodology, SSTA is used at the presilicon stage to obtain a delay vector
At the postsilicon stage, measurements are performed for a particular die to obtain their real delay vector d r . Using d t and d r , a conditional delay probability density function (pdf) is evaluated for narrowing the spread (variance) of the SSTAbased delay pdf, to yield a close estimate of the real circuit delay in the fabricated die.
III. VARIATION-AWARE HOLD LOGIC
As outlined earlier, critical paths in a fabricated die may differ for different manufactured parts. To optimize the throughput for each specific part, the hold logic must be specific to the part. This motivates the need to develop a combined presilicon-postsilicon procedure for the generation of a hold logic (or a set of hold logics) that can be: 1) functionally correct across all chips at the postsilicon stage; 2) ensure high throughput; and 3) incur low area and power overhead. We will now proceed to describe several approaches for designing VAHL, showing tradeoffs between the design overhead and the throughput benefits.
A. Conventional Pessimistic Approach
Timing estimates over the entire population of manufactured die may be generated through either a corner-based method or by using 3σ delay points from an SSTA-based presilicon analysis. Using the results of such an analysis, we can generate a single hold logic by applying the hold logic generation algorithm to all potentially critical paths. After manufacturing, some parts may operate faster than this estimate, but as the presilicon hold logic is associated with a pessimistic presilicon delay estimate, it is guaranteed to operate correctly.
B. Enumerative Approach
An alternative approach that enumerates paths is recognizably impractical, but will serve to motivate our eventual solution. Under this scheme, we build a separate hold logic corresponding to each of N potentially critical paths in the circuit, P 1 , P 2 , . . . , P N , as identified by presilicon SSTA.
If P i is indeed critical in the manufactured part, then its hold logic, f i , is activated; otherwise, it is power-gated and f i is set to logic 0. This operation is controlled by a sleep signal S i that is set to 1 when f i is to be power-gated, and is 0 otherwise. Fig. 2 shows this idea for an example where N = 6. It shows the directed acyclic graph representation of a small circuit and its corresponding enumerative hold logic.
The convention used in this graph will be repeated throughout this paper: potentially critical nodes and edges in the graph are marked in red, all others are black in color, and PIs and primary outputs (POs) are represented as square vertices.
The generation of the sleep signals is based on the prediction of the postsilicon delays of each of these paths, and a crucial ingredient of this solution is to determine whether a path is critical or not in each manufactured part. We achieve this through the scheme in [13] described in Section II-B. Given a small set of measurements on k RO sensors, the problem of prediction of the real delay, D P i , of each path P i , is framed as an evaluation of a conditional probability; we leave out the statistical details in this presentation and refer the reader to [13] for a complete description. Based on the results of this determination, the values of f i and S i are set according to the criteria described above.
The enumerative method is impractical for two related reasons. First, path enumeration can be prohibitively timeconsuming. Second, the hardware overhead, in terms of area and power, of all hold logics over all paths can be large.
C. Clustered Approach for VAHL
The two methods described earlier define two extremes: the pessimistic approach has low overhead as it generates a single hold logic, but sacrifices throughput; the enumerative approach achieves the best possible throughput, but may have a large overhead since the number of hold logics required, N, can be very large. We adopt a strategy inspired by the notion of the middle way [14] to find a solution for VAHL generation that is a happy medium between the two extremes.
A key observation that drives our approach is that delay variations in a circuit can show significant amounts of correlation, for two reasons. First, structural correlations imply that many potentially critical paths may share common subpaths. Second, spatial correlation of random variations can result in correlations in the delays of physically nearby paths, even if they do not have many gates in common. We define the notion of a path cluster. Membership within a path cluster is defined according to the following criterion: if any path in the cluster is critical (or noncritical) at the postsilicon stage for a particular chip, all other paths in the set are deemed to have the same property. Therefore, instead of treating these paths separately, as in the enumerative approach, we may use a combined hold logic, driven by a single sleep signal, for a path cluster. By construction, this VAHL will be pessimistic over a cluster, i.e., it will activate the hold logic for the cluster if even one path within a cluster is critical.
Using this principle, the N potentially critical paths in the circuit may be grouped into m path clusters, with m hold logics in all, which together will constitute the VAHL. 1 Each path cluster, denoted by C p , will contain a subset of all N potentially critical paths, such that none of these N paths is Algorithm 1 VAHL Generation Framework left unclustered. Further, by definition, each of these clusters will have paths whose delays are similar and correlated, and will vary in the same way in different chips. We will discuss computationally efficient algorithms for the generation of path clusters in Sections V and VI.
This scheme can be illustrated through Fig. 3 , which shows m = 2 separate path clusters for the circuit of Fig. 3 , which had N = 6 paths. Therefore, only two hold logics are required, instead of six hold logics in the enumerative case in Fig. 3 . Based on this clustered scheme, we make the following observations.
1) The pessimistic case is a special extreme case, where m = 1. In general, whenever m > 1, this approach will involve less pessimism than the pessimistic approach outlined above, and hence result in higher throughput.
2) The enumerative case corresponds to the opposite extreme, where m = N. Therefore, with appropriate path clustering, the number of outputs m can be tuned to be much smaller than enumeration, yielding (as will be shown in Section VII) significantly better throughput than the pessimistic case, but with much less overhead than enumeration.
IV. IMPLEMENTING CLUSTERED VAHL: OVERVIEW
We now present a more systematic description of our clustered approach through Algorithm 1, including further details for generating the select signals. The procedure consists of a presilicon stage (lines 1 through 7) where path clusters are generated, followed by a postsilicon stage (lines 8 through 14) where the criticality of the path clusters is determined.
At the presilicon stage, given a T clk specification at the POs of the circuit, we first perform an SSTA (line 2), and generate m path clusters {C p,1 , . . . , C p,m } (line 3) using a procedure that will be described in Sections V and VI. For each of these path clusters, C p,i , we then evaluate the corresponding hold logic (line 5). We also compute, in canonical SSTA form [12] , the delay pdf of the maximum delay over all paths in the path cluster, D SSTA C p,i (line 6). Finally, we determine, also in canonical form, the statistical presilicon delay vector
At the postsilicon stage, we aim to identify which of the m path clusters will be critical in a particular chip, hence we can decide appropriate their subset that should be active on that chip. We therefore perform postsilicon measurements for the RO sensors (line 10) for each manufactured chip to obtain the resultant RO sensor delay vector sample,
This information is used to predict the postsilicon delays of each path cluster C p,i based on a conditional pdf evaluation [13] , D cond
, of C p,i is estimated (line 13) to be the (μ + 3σ ) point of its conditional pdf. In practice, this value is very close to its mean, as the conditional pdfs have a small variance [13] .
Having estimated the real delays, we then determine (line 14) if C p,i is critical in the specific manufactured chip by comparing the values of T clk and D r C p,i . If the estimated delay is larger than T clk , then the hold logic is left active; otherwise it is put to sleep and the corresponding f i is set to zero. The hardware implementation, shown in Fig. 4 , performs a floating point addition of D r C p,i and the 2's complement of T clk , and checks the sign bit of the result. If this sign bit is 0, then the clock period is exceeded; otherwise not.
We now evaluate the overhead required to generate the sleep signals. All the postsilicon steps described above are a onetime computation for each manufactured part. The conditional pdf evaluation for all m path clusters can be performed by a simple function; the runtime for one such evaluation is reasonable [13] . Practically, as we will find in Section VII, the number of path clusters generated by our scheme is typically less than seven. The calculation for sleep signal generation described in line 14 is also only a one-time computation that can leverage hardware (hardware comparators or adders, as well as registers) that already exist on-chip in many designs. Hence, very little extra hardware is required for generation of these sleep signals, other than a few multiplexers to appropriately route data to these units.
V. ENABLING PRACTICAL PATH CLUSTERING
A. Qualitative Criteria for Path Clustering
A set of paths in the circuit should be clustered together, with the hold logic controlled by a single sleep signal, if they all have a high probability of together being critical/noncritical after fabrication. This means that they should experience similar shifts in their delays from similar mean values. Ensuring similarity of mean values is important; pdfs may have high correlation, but very different delay values, as shown in Fig. 5 .
We therefore define the path closeness of any two paths based on two criteria: 1) the correlation between the path delays and 2) the mean values of the path delays. Based on this closeness metric, if any two paths are close enough, they can be clustered together.
B. Reducing the Expense of Path Clustering
The direct use of a path closeness metric, to perform O(N 2 ) pairwise comparisons of N potentially critical paths, is impractical as N can be very large since it involves a form of path enumeration. This leads us to the need of a procedure to reduce the computational expense associated with path clustering. In pursuit of this, we first coarsen the graph by generating node clusters in polynomial time. This coarsening step effectively reduces the number of paths to be enumerated to a practical number. As will be shown in Section VII-D, this enumeration takes even less computational time than a topological traversal.
At a high level, our path clustering scheme works as follows: given a levelized circuit, the function GENERATEPATHCLUS-TERS (Circuit) invoked by Algorithm 1 is divided into two parts: first we call a function, GENERATENODECLUSTERS (Circuit), to be described in Algorithm 2, to generate a list of node clusters, L C n , for all critical nodes of the circuit. This step will shown to be performed in a block-based manner. Next, we use these node clusters to extract the list of m path clusters, as described in Section VI-B, such that this step requires minimal enumeration.
C. Node Cluster Generation: Concept 1) Node Closeness Metric:
Formally, a node cluster refers to a critical connected subgraph of the original circuit graph that forms a cluster of potentially critical nodes and edges of the original circuit under a specified node closeness metric. The inputs of this connected subgraph come either from the PIs or from the outputs of some other node cluster, and whose outputs go either to the critical POs or to the inputs of some other node cluster. The node cluster is abstracted as a set of input-to-output connections connected by node cluster arcs; by definition, a node cluster arc represents a subpath of some potentially critical path of the circuit. An illustration of a node cluster is shown in Fig. 6 .
We first begin with a definition of node closeness of two critical nodes, which if sufficiently high, allows for the two nodes to be clustered together. As our goal is to reduce path clustering computation by development of node clusters, this definition should be constructed in a way that, although the metric is defined for nodes, it also somehow reflects on the closeness of the set of paths that pass through these two nodes. In other words, the node closeness metric must capture information about path delays of all potentially critical paths passing through the node. In this context, we define the metric M for the output port of a potentially critical gate G as follows: It is important to note that unlike the deterministic case, in which M[G] will be able to capture only the longest path passing through G, in the statistical case, this formulation captures delays over all potentially critical paths through G.
We now use this metric to define the closeness between two nodes, in terms of: 1) the correlation and 2) the mean of M for the two nodes. A high correlation of M for the two nodes implies that the delays of paths passing through the two nodes may also be well correlated. Further, similar mean values of M implies that these paths may also have similar mean values. This is important in the light of our previous discussion in Section V-A.
For nodes n i and n j , we formulate the closeness metric as follows:
where ρ is the correlation coefficient, ρ th and f μ,th are userdefined thresholds. By definition, both ρ and f μ,th lie in the
The above node closeness metric states that two nodes are close enough to be clustered if the correlation between M for the two nodes is sufficiently high (5), and if the mean value of M for the two nodes are similar (7). With ρ th = f μ,th = 0, the conditions in (5) and (6) will always be satisfied: the minimum correlation between any two M values can be 0, and the mean of M can have a minimum value of 0 (since M represents path delay, which cannot be negative). Hence, all potentially critical nodes are forced to be clustered in a single node cluster, corresponding to the pessimistic approach in Section III-A.
For ρ th = 1 and f μ,th = 1, the condition of (5) and (6) will be most likely violated by every pair of gates in a practical circuit, as due to variations, it is very unlikely that two nodes will have M to be exactly of the same value on the same die. Each node cluster may therefore be classified as a node cluster in itself. This reaches to the other extreme of path enumeration discussed in Section III-B.
Any value in (0, 1), therefore, for both ρ th and f μ,th corresponds to the clustered solution with different degrees of pessimism. We elaborate in more detail on the considerations for an appropriate choice of threshold values in Section VII.
2) Example: The above observations are depicted by the results of the application of this metric on an ISCAS89 benchmark circuit, s27, as shown in Fig. 7 (the clustering algorithm will be described in Section V-D). We observe that: 1) with (ρ th , f μ,th ) = (0.0, 0.0), all potentially critical gates are clustered into a single node cluster; 2) with (ρ th , f μ,th ) = (0.9, 0.9), the pessimism decreases, and the result is three node clusters in all; 3) as the threshold values reach closer to 1.0, the pessimism further decreases and we obtain four node clusters with (ρ th , f μ,th ) = (0.99, 0.99) 2 ; 4) when both thresholds are 1, we see that each node in itself becomes a node cluster, confirming our earlier observation.
D. Block-Based Algorithm for Node Cluster Generation
Based on the above metric and a measure of node closeness, we now illustrate our block-based nonenumerative procedure for generating node clusters through an example. We then formalize this procedure into an algorithm.
Our approach iteratively grows a cluster by topologically traversing the circuit graph backward from the POs to the PIs. An atomic operation consists of examining an already Fig. 8 . Illustration of node cluster growth from a particular node in the circuit, which is already in a cluster. clustered node G (as shown by an example in Fig. 8) , and determining whether the fanins nodes, F1, F2, and F3, of G are close enough to be clustered with G, based on (4). In this example, both F2 and F3 satisfy the criterion, and the node cluster is grown to include F2 and F3 in the cluster. Next, the most recently added nodes are compared with their as-yetunclustered fanins, and the process continues until the cluster grows no further. Any inputs that could not be added to the current cluster are used to seed new clusters, and the method continues until all clusters are grown.
As at every step we examine only the fanins of a node, this computation can be easily performed using a block-based manner over all nodes in the circuit. This procedure is a heuristic and we do not claim it to be exact or optimal. For instance, we may test the fanout nodes for closeness, and grow the cluster. Second, our cluster growth approach is based on comparisons between a gate output and its fanin nodes, but not between the fanin nodes and existing nodes in the cluster. In general, if node n 1 is close to n 2 and n 2 is close to n 3 , there is no guarantee that transitivity applies, making n 1 close to n 3 . Therefore, it is possible that our method may cluster nodes more than necessary: the consequence of this is a loss in throughput. As will be shown in Section VII, this loss is not significant under this fast heuristic.
Algorithm 2 presents a formalized description of the node cluster generation function for a circuit: given a levelized circuit, the function generates a list, L C n , of all node clusters of the circuit, along with its input-output connections. For simplicity, a node cluster is denoted as C n in the algorithm.
The algorithm begins with the potentially critical POs of the circuit and cluster them into node clusters based on their closeness C in lines 2 to 10. After this initialization, the function then grows the existing clusters in lines 11 to 34. First, all unclustered potentially critical nodes are initialized as unvisited in line 13 (a node is marked visited to show that it is processed for node cluster growth). The algorithm then repeatedly picks up each unvisited potentially critical node (only once), including the POs, in an existing node cluster, in a reverse topological manner (from POs to PIs) in lines 14 to 21, and initializes a new node cluster with it if the node is not already clustered. It then examines all its unclustered, potentially critical fanin nodes in lines 22 to 33, to check if they can be included in this node cluster by performing the closeness test in line 26, effectively growing the cluster. Along with such computation, the external input and output connections of the node clusters are also updated. An input/output connection for a node cluster is created when some of its nodes are connected to either a potentially critical PI, a potentially critical PO, or to a potentially critical gate in some other node cluster.
Algorithm 2 GenerateNodeClusters
Having obtained all the node clusters from Algorithm 2, the node cluster arc connections and arc delays for each node cluster [connections from its inputs to outputs as shown in Fig. 6(c) ] are determined using the all-pairs input-to-output delay calculation algorithm of [15] , which trades off space for a very small runtime using level queues.
The complexity of Algorithm 2 is O(K 2 + N g ): K is defined as the number of POs in Algorithm 2, and N g are the number of gates in the levelized circuit. The first term, K 2 comes from performing the pairwise closeness test of all K POs. The second term is the complexity of visiting each node in the levelized circuit in a reverse topological manner.
VI. GENERATING PATH CLUSTERS AND VAHL
A. Relation Between Node Clusters and Path Counts
Our starting point is a coarsened circuit with node clusters, shown in Fig. 9 , where the blocks represent node clusters as in Fig. 6 . These node clusters are externally connected to other node clusters through their input-output ports (determined by Algorithm 2), through external interconnections between these node clusters, which are simply a subset of all interconnections of the original uncoarsened circuit (the rest of the interconnections are present within the node clusters). If we begin from the PIs, we can traverse the coarsened circuit along the external connections of the node clusters to reach to the POs. The coarsened circuit of Fig. 9 is formed from the original s27 circuit in Fig. 9 (a), with (ρ th , f μ,th ) = (0.9, 0.9). Note that all nodes and edges of the coarsened circuit are potentially critical, since node clusters only include potentially critical nodes.
Each internal arc of a node cluster from an input port I k to an output port O l of that node cluster, captures in itself, potentially many (≥ 1, to be more specific) partial paths from I k to O l of the uncoarsened circuit, that lie within the node cluster. 3 A path, P c,i , in the coarsened circuit, being constituted by multiple such arcs, therefore, encapsulates 1 ≤ n i ≤ N potentially critical paths of the uncoarsened circuit in itself, where N is the total number of potentially critical paths in the uncoarsened circuit. Therefore, each path, P c,i , in the coarsened circuit is a cluster of n i potentially critical paths of the uncoarsened circuit, with 1 ≤ n i ≤ N.
If each of the arcs lying on P c,i encapsulates only one partial path of the uncoarsened circuit, it implies that P c,i is a path cluster that contains only one potentially critical path of the uncoarsened circuit, resulting in n i = 1. This is observed to occur in Fig. 7 for all paths P c,i with one of the extremes: ρ th = 1 and f μ,th = 1: each node in the uncoarsened circuit becomes a node cluster in itself. For the other extreme, ρ th = 0 and f μ,th = 0, there exists only one node cluster, as discussed in Section V-C, and the number of paths is upper-bounded by the product of the number of PIs and the number of POs.
In other words, the number of paths in the node clusters is no more than, and often substantially less than, the original number of paths, N. For the small s27 circuit shown in Fig. 7 , this corresponds to reducing six potentially critical paths in the uncoarsened circuit to four paths of the coarsened circuit. This reduction seems to be small for s27; in larger circuits, this reduction is also large, as will be shown in Section VII.
B. Path Clustering
The number of such coarsened circuit paths, even if they are fewer than those in the uncoarsened circuit, are still seen to be appreciably large in many circuits. This can result in a large area and power overhead of the hold logics. In such a case, we proceed further to apply our second step in the reduction of the number of coarsened circuit paths, reducing also the number of hold logics that must be generated: if the delays of any two such paths are close enough, then they can be further clustered together. For this purpose, we can now use and mathematically formulate a path closeness metric, similar to that introduced earlier in (4), for two paths P c,i and P c, j in the coarsened circuit: (10) where
In practice, given the reduction in the number of the paths as we move from the original circuit to the coarsened circuit, it is practical to enumerate the paths without much computational overhead and perform pairwise comparisons with cluster them. 4 The path clustering step can, therefore, be formalized as follows: given the list of node clusters, L C n , from Algorithm 2, we first enumerate all paths in the coarsened circuit through a simple depth-first traversal of the coarsened circuit. Next, a pairwise comparison is performed between these paths to check if they can be clustered together by applying the closeness test of (8), resulting in a greatly reduced number of clusters of coarsened circuit paths.
The application of this scheme is shown in Fig. 10 for s27 circuit. Path coarsening in the second step reduces four paths in the coarsened circuit further down to two clusters of these paths. Hence, node and path clustering allows for the number of hold logics to be reduced by 3× as compared with the enumerative scheme discussed in Section III-B (which generated six hold logics). Again, this reduction will be seen in Section VII to be much more in larger circuits.
C. Generation of VAHL
Having obtained the coarsened circuit path clusters (and the corresponding critical gates and their critical input-output ports), as shown in Fig. 10 , and a separate hold logic corresponding to each of these path clusters is generated by applying the hold logic generation algorithm [1] , [4] ; each hold logic corresponds to the sensitization criterion of all paths within the path cluster. For s27, the two-output hold logic (P hold = 0.219) in Fig. 11(a) has 2× gains in throughputs compared to the pessimistic hold logic (P hold = 0.5) in Fig. 11(b) .
VII. EXPERIMENTATION AND RESULTS
The proposed algorithms were implemented in C++, using the MinnSSTA [16] software for SSTA under 32-nm PTM [17] models. The methods are exercised on the ISCAS89 benchmark circuits on a 3.0-GHz CPU with 8-GB RAM. The SSTA grid size for each circuit is taken from [12] and [13] . We first present the baseline for comparison and a heuristic for suitable choice of the threshold parameters. Next, we provide a tabulation of all results, followed by a detailed analysis.
A. Baseline
To evaluate the effectiveness of our clustering approach, for comparison purposes, we choose the pessimistic VLU design (Section III-A, ρ th = f μ,th = 0) as the baseline. Recall that the pessimistic VLU has only one hold logic, and identifies all potentially critical paths as two-cycle paths in the manufactured chip if the clock constraint is violated.
In the discussion to follow, we will discuss the results for overhead in area and power (denoted as A (%) and P (%), respectively) as compared with this baseline. These overhead arise due to a higher number of hold logics (less pessimism) in the clustered approach. Further, the resultant throughput enhancements are denoted as η (%).
B. Effects of Varying Threshold Values
The process of node and path cluster generation is quite sensitive to the values of ρ th and f μ,th , as discussed in Sections V-C and VI. We recall that a good choice of ρ th , f μ,th ∈ (0, 1) should give us η value to be as close to (or as high as) the enumerative VLU design, and the A values to be as close (or as low) as the pessimistic VLU design.
To investigate such a possibility, we plot the trends of A against (ρ th , f μ,th ) for two ISCAS89 circuits, s1196 and s9234, in Fig. 12, with (ρ th , f μ, to 0.4, implying that at this point, the design has become as pessimistic as the baseline. However, some knee points may be identified, where A is low (from 5% to 15%). This is observed to be true for all the circuits in general (the threshold values at which such knee points are observed may differ).
The trend of A with (ρ th , f μ,th ) is not strictly monotonic; its value may be little higher for lower threshold values. VAHL area depends not only on the number of hold logics, but also their logical complexity. A single hold logic may contain a large number of terms in its (minimized) logical expression, hence requiring a large number of gates to realize such logic. Compared with this, a number of hold logics with only a few terms in their (minimized) logical expressions may need only a small hardware for logic implementation.
For threshold values less than 0.65, A becomes very small. It is therefore useful to explore potential points in the search space contained within the points (0.65, 0.65) and (1, 1).
C. Choice of Threshold Values: Bisection-Based Heuristic
A naive approach to determine a (ρ th , f μ,th ) point, that is as close to (1, 1) as possible and also results in a low A, can be to evaluate A and the number of path clusters (separate hold logics) for multiple combinations of (ρ th , f μ,th ) between (0, 0) and (1, 1) . This approach, however, involves evaluations at many (ρ th , f μ,th ) points, and is therefore expensive in runtime (evaluation refers to the generation of node and path clusters, and the corresponding hold logics).
Therefore, we employ a fast bisection-based heuristic (described shortly) to determine a feasible point that satisfies the following criterion for feasibility: 1) offers less than 15% area overhead compared with the baseline and 2) results in generation of less than ten hold logics in total. Criteria (a) enables the search to reach close to the knee points shown in Fig. 12 , maintaining a low area overhead. Criteria (b) ensures that the number of path clusters are within a certain bound, as larger number of path clusters imply increased runtime. Further, we add another restriction to the heuristic, of allowing a maximum of six iterations, again, to keep the runtime within bounds.
As discussed shortly, this heuristic has a very small runtime. We do not claim this to give us an optimal point with lowest
A and high η, but is observed to yield good results. The overall idea of the heuristic is simple, and is shown through the example in Fig. 13 . The search begins with an initial evaluation at point (a, b) (chosen as (0.65, 0.65) for our method, following our discussion in Section VII-B), marked as ➀ in Fig. 13 . The search then tries to move closer to (1, 1) by bisecting the diagonal and performing an evaluation at the midpoint of the diagonal (marked as point ➁ in our example). Once a midpoint is reached, the following options are considered to proceed further:
1) The midpoint is feasible (according to the criterion described above). For example, point ➁ is a feasible point in Fig. 13 . In that case, the search proceeds further toward (1, 1) by again bisecting the remaining part of the diagonal, reaching to point ➂.
2) The midpoint is infeasible. For example, after reaching to point ➂, the search finds it infeasible. In that case, the search goes off-diagonal to either of the corner points ➃ or ➃' (the choice is random). In the running example, the search moves to point ➃. If point ➃ is feasible (as is so in this case), the search then again proceeds in a 45°direction along a new diagonal of the reduced square, toward point ➄, in exactly the same way as it had proceeded from point ➀. If point ➃ is infeasible, the search goes to the other choice: point ➃' and tries to proceed in the same way as from point ➃.
3) The midpoint and both the off-diagonal corner points (points ➂, ➃, and ➃') are infeasible. Then the last encountered feasible point (in this example, point ➁) will be reported as the suitable (ρ th , f μ,th ) point.
D. Runtime
We now present the runtime for the above heuristic in Table I for ISCAS89 circuits listed in C1. This tabulation helps us to evaluate the runtime of node and path clustering steps (each iteration of the heuristic involves node and path clustering). For each of these circuits, the runtime for SSTA is listed in C2, for comparison with the runtime of the node and path clustering steps, as discussed shortly.
Columns C3-C10 present the results for heuristic. C3 and C4 list the final values of (ρ th , f μ,th ) obtained from the heuristic. C5-C7 then list the time taken by the heuristic for all iterations to arrive at these threshold values, shown separately for node and path clustering steps in C5, C6, and also their sum total in C7 (within roundoff errors).
Further, to obtain an estimate of the runtime for each iteration (a single node and path clustering step), C8-C10 list the average runtimes (overall runtime/number of iterations), again separately for the node and paths clustering steps in C8, C9, and the summation in C10. 5 
TABLE I RUNTIMES (IN SECONDS) FOR THE BISECTION-BASED HEURISTIC
The heuristic needed six iterations for each of the circuits. For circuits other than s5378, this happens as only a maximum of six iterations are allowed (otherwise the heuristic would have a higher number of iterations and hence, a higher runtime). For s5378, the case of midpoint and both the offdiagonal corner points being infeasible is encountered, and the heuristic needed exactly six iterations.
It is observed that the overall runtime of the heuristic (in C5-C7) is in general very small; less than half a minute for all the circuits, except s13207 and s38417. For both these circuits, the sizes of node and path clusters are large. Thus, both the node and path clustering steps take more runtime for these circuits compared with other circuits.
The small runtimes of the path clustering step show that our intermediate node clustering step (which also has a very small runtime) is very effective in reducing the number of paths that need to be enumerated in the coarsened circuit. Direct path enumeration in the uncoarsened circuit can otherwise be very expensive.
Further, the path clustering step involves path enumeration in the coarsened circuit, and hence, in general, contributes more to the overall runtime than the node clustering step. However, it is smaller for s35932 and s38584 due to a small number of coarsened circuit paths (the exact numbers are described shortly). For 35932, this happens as there are only a few potentially critical paths. For s38584, the degree of correlation is quite high, which enables the encapsulation of a large number of potentially critical paths of the uncoarsened circuit in only a small number of coarsened circuit paths (this follows from our discussion in Section VI-A). The runtime of clustering steps, therefore, does not necessarily depend on the size of the circuit.
The average runtimes listed in C8-C10 give an estimate of the runtime per iteration, i.e., for a single node and path clustering step. For all the circuits, the node clustering step takes less than 1-2 s on an average. The path clustering step takes less than half a minute for all circuits, (less than 10 s in most cases). Further, the total average runtime in C10 is significantly smaller than the runtime for SSTA listed in C2 for all the circuits. This is intuitive as the node clustering step involves a topological traversal only on the potentially critical gates (a subset of all the gates traversed in SSTA). In addition, extending our previous discussion, even though the path clustering step involves a path enumeration, the intermediate node clustering step makes it even cheaper than a topological traversal of the SSTA.
E. Tabulation of Results
Having obtained a suitable (ρ th , f μ,th ) point, we use this for our clustering approaches and list the results in Table II 1) using clustering (Section III-C, ρ th , f μ,th = 0), obtained through the heuristic of Section VII-C; 2) using enumeration (Section III-B, ρ th = f μ,th = 1).
2) Clustering Results:
The results for our clustering algorithms are shown in C4-C7. Column C4 presents the number of node clusters, |L C n |, generated in Algorithm 2. Columns C5 and C6 list, respectively, the number of potentially critical paths, N, in the uncoarsened circuit 6 and the number of paths, N C , in the coarsened circuit. The number of coarsened circuit path clusters, m, generated in Section VI-B, are then listed in C7 (for m path clusters, we need m separate hold logics).
Computations for enumerative approach become prohibitive as the number of paths increases, and hence the results could not be obtained for circuits with large value of N. 6 While the critical path enumeration can be exponential in the number of nodes, the number of critical paths can be computed in linear time. 3) VAHL Area, Power, and Throughput: In C8 to C12, we show the results for overhead in area and power ( A (%) and P (%)) compared with the baseline, as discussed earlier in Section VII-A. We recall that for the clustered and enumerative approaches, only a subset of m hold logics will be active in postsilicon stage in a particular chip. Therefore, although A remains the same for all chips, P will be proportional to the area overhead of the active hold logics in a particular chip, and may differ for different chips. P can therefore be captured as a distribution over L samples of Monte Carlo simulations. Choosing L = 10, 000 as in [12] , we tabulate the mean (μ) and standard deviation (σ ) of this distribution in C9 and C10. By the same logic, η will also depend on the set of active hold logics in a particular chip, and can be captured as a distribution over the L Monte Carlo samples. C11 and C12 list the μ and σ values for η distribution.
In interpreting these results, it is important to note that the distributions of P and η are not Gaussian, but can be quite skewed, as shown for an example benchmark, s9234, in Fig. 14. This is because a variation may cause a hold logic to be activated or disactivated; large bars correspond to frequently-activated hold logics, that correspond to paths that are frequently critical. Even more skewed distributions are seen for other benchmarks, e.g., s38417. Therefore, the fact that μ − 3σ , for example, is negative, should not be misinterpreted to mean that the distribution necessarily shows samples with negative power or throughput overhead. In fact, we observed for these circuits, η is positive over all chips.
We may also see many samples having zero P, η values; in such samples, hold logic is not exercised as T clk is not violated. Further, Fig. 14 shows some samples with negative values of P; the reason for this will be discussed in Section VII-F.3.
F. Analysis and Discussion
1) Gains Through Clustering:
We first discuss the results of clustering algorithms presented in C4-C7. As discussed in Section III-A. The pessimistic baseline will always be characterized by one node cluster. Compared with this, the clustered scheme has a slightly higher number of node clusters, and the enumerative scheme has substantially higher numbers, showing progressively reduced degrees of pessimism.
Comparing C5 and C6, we find that node cluster generation reduces a large number of potentially critical paths in the uncoarsened circuit (N), up to even 1000×, resulting in a small number of paths in the coarsened circuit (N C ). This shows that our node clustering technique is very effective in reducing the number of paths. The enumerative scheme offers no reduction and becomes prohibitive for large values of N.
For the clustered scheme, N C is still sufficiently high for most circuits, indicating that it is impractical to maintain a separate hold logic for each path in the node-coarsened circuit. Our second step of path coarsening (Section VI-B) further reduces this number, and generates a set of m hold logics for VAHL listed in C8: it is seen that for our clustered approach, m ≤ 6 over all the circuits. This is again a significant reduction and hence very beneficial in gaining low area and power overhead, as discussed next. On the other hand, the enumerative scheme does not allow any path clustering.
2) Area Overhead: Our first observation is that for the clustered VLU, the increase in area over the pessimistic VLU is appreciably small: 3.3% on an average. This is a significant reduction compared with 90.6% overhead incurred in the enumerative scheme (in fairness, it should be pointed out that the average A for the four circuits where enumeration is feasible is 4.9%). We further notice that for some circuits (such as s5378 and s35932), A is negative, implying less area than the pessimistic VLU. As discussed earlier in Section VII-B, this can happen as VAHL area depends not only on the number of hold logics (which are higher in the clustered VLU compared with the baseline), but also their logical complexity.
For the clustered approach, a few circuits (s35932 and s38584) give an appreciably low area overhead even with high threshold values. This means that there is a high degree of correlation in such circuits, offering greater potential for the use of our clustering method.
3) Power Overhead: As stated earlier, P in C9, C10 is proportional to the area overhead of the active hold logics, and is therefore observed to be always less than or equal to the total A in C8. Over all the circuits, P is only about 1.6% on an average. We also observe that although A is positive for clustered scheme, P is negative for nearly half of the circuits. This implies a small power savings with clustered VLU design, and attributes itself to reduced pessimism: for the baseline pessimistic case, all of the hold logic is active in a particular chip when the T clk constraint is violated, whereas in the clustered scheme, only a subset of the hold logics is active, which may dissipate less power than the pessimistic VAHL. For different circuits therefore, sometimes the pessimistic schemes wins, and sometimes the clustered scheme wins (and sometimes the one-cycle case may win, when T clk is met).
For the enumerative case, both area and power overhead are quite high even for small circuits.
4) Throughput Enhancements:
We now analyze the throughput values in C11 and C12. On an average, the clustered scheme offers high throughput enhancements, with a mean value of 15.1% across all the chips, approaching quite close to the 20.4% value for the enumerative case. Given the low area/power overhead of the clustered scheme, our Middle Way approach for clustering is therefore very beneficial in offering the desirable aspects of the pessimism and enumeration extremes: low overhead and close-to-maximum throughputs.
An exception occurs for circuit s35932: η values are low and similar for both approaches; this shows that this circuit has most of its potentially critical paths with near-critical delays (similar observations were discussed in [3] and [5] ), and all such paths will be moved to second cycle. Clustering (or even path enumeration) therefore, will not show much benefit.
Finally, the results and discussion presented above will be qualitatively the same for real world circuits as well, as the nature and impact of variations and their spatial correlation are independent of benchmarks used for illustration.
G. Validation of Our Scheme
While we attempt to be less pessimistic, an error is possible if a two-cycle path is wrongly predicted as a one-cycle path in the postsilicon stage. Here, we validate our algorithms for pessimism indeed: they do not cause any functional errors.
A two-cycle path is identified as a one-cycle path only when at least one of the critical ports in any of the critical gates in the circuit is wrongly identified as noncritical, as such computations rely completely on the set of critical ports. Hence, for each Monte Carlo sample, we identify the set of exact critical ports (C S, exact ) by performing an STA. We also determine the set of critical ports lying on critical path clusters (C S, clus ). For functional correctness, we must have C S, clus ⊇ C S, exact (one-cycle paths may be predicted as two-cycle paths, but not vice-versa). We test this property for all L Monte Carlo samples, for each circuit in Table II , and found no errors.
VIII. CONCLUSION
A variation aware scheme for variable latency design, exploiting spatial correlations, is presented, with near maximal throughputs and very low overhead.
